Regviz

Espressif Systems /ESP32-S2 /APB_SARADC /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/APB_SARADC/INT_ENA#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (ADC2_THRES_INT_ENA)ADC2_THRES_INT_ENA0 (ADC1_THRES_INT_ENA)ADC1_THRES_INT_ENA0 (ADC2_DONE_INT_ENA)ADC2_DONE_INT_ENA0 (ADC1_DONE_INT_ENA)ADC1_DONE_INT_ENA

Description

Enable DIG ADC interrupts

Fields

ADC2_THRES_INT_ENA

Enable bit of APB_SARADC_ADC2_THRES_INT interrupt.
ADC1_THRES_INT_ENA

Enable bit of APB_SARADC_ADC1_THRES_INT interrupt.
ADC2_DONE_INT_ENA

Enable bit of APB_SARADC_ADC2_DONE_INT interrupt.
ADC1_DONE_INT_ENA

Enable bit of APB_SARADC_ADC1_DONE_INT interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data